

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 2A




FIG. 2B




FIG. 3A

Parameter	Symbol	Conditions	min	typ	max	Units
Power Supply IO	PVDD		1.25		2.5	V
Power Supply CORE	CVDD	CVDD ≤ PVDD	1.25		2.5	V
Power Dissipation IO	P _{IO}	VDD=2.5V		0.13		μW/tap/ kHz
Power Dissipation CORE	P _{CORE}			0.18		
Input High Voltage	V _{IH}			PVDD		V
Input Low Voltage	V _{IL}			0		V
Master Clock Frequency	F _{CLK}	VDD=2.5V	0		37	MHz
Interface Clock Frequency	F _{CLK_INT}			≤ F _{CLK} /2		MHz
Supply at F _{CLK} =20MHz	VDD		1.6			V

FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D

400




FIG. 4E